summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorM Jordan Stanway <m.j.stanway@alum.mit.edu>2020-12-17 13:56:03 -0800
committerRobert Nelson <robertcnelson@gmail.com>2020-12-21 10:26:21 -0600
commitbd65ad149df5c8ba94bafa07ccaa90ec60b0a92e (patch)
tree6447b220d91cce1d9b71ea7cf76788c6f2a80533
parenta33ec6b255ff5e4883984c36de7155e38137c2a1 (diff)
enable second LTC2947 on SPI1 CS=P9.42
-rw-r--r--src/arm/BB-SPI1-LTC2947-00A0.dts14
1 files changed, 13 insertions, 1 deletions
diff --git a/src/arm/BB-SPI1-LTC2947-00A0.dts b/src/arm/BB-SPI1-LTC2947-00A0.dts
index 717a37a..070703a 100644
--- a/src/arm/BB-SPI1-LTC2947-00A0.dts
+++ b/src/arm/BB-SPI1-LTC2947-00A0.dts
@@ -28,6 +28,7 @@
"P9.29", /* spi1_d0 */
"P9.30", /* spi1_d1 */
"P9.28", /* spi1_cs0 */
+ "P9.42", /* spi1_cs1 */
/* the hardware ip uses */
"spi1";
@@ -53,6 +54,7 @@
target = <&ocp>;
__overlay__ {
P9_28_pinmux { status = "disabled"; }; /* spi1_cs0 */
+ P9_42_pinmux { status = "disabled"; }; /* spi1_cs1 */
P9_30_pinmux { status = "disabled"; }; /* spi1_d1 */
P9_29_pinmux { status = "disabled"; }; /* spi1_d0 */
P9_31_pinmux { status = "disabled"; }; /* spi1_sclk */
@@ -69,6 +71,7 @@
0x194 0x33 /* mcasp0_fsx.spi1_d0, INPUT_PULLUP | MODE3 */
0x198 0x13 /* mcasp0_axr0.spi1_d1, OUTPUT_PULLUP | MODE3 */
0x19c 0x13 /* mcasp0_ahclkr.spi1_cs0, OUTPUT_PULLUP | MODE3 */
+ 0x164 0x12 /* eCAP0_in_PWM0_out.spi1_cs1 OUTPUT_PULLUP | MODE2 */
>;
};
};
@@ -85,7 +88,7 @@
pinctrl-0 = <&bb_spi1_pins>;
ti,pio-mode; /* disable dma when used as an overlay, dma gets stuck at 160 bits... */
- ltc2947_spi: ltc2947@0 {
+ ltc2947_spi1_0: ltc2947@0 {
#address-cells = <1>;
#size-cells = <0>;
@@ -94,6 +97,15 @@
reg = <0>;
spi-max-frequency = <1000000>;
};
+ ltc2947_spi1_1: ltc2947@1 {
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ compatible = "adi,ltc2947";
+
+ reg = <1>;
+ spi-max-frequency = <1000000>;
+ };
};
};
};