aboutsummaryrefslogtreecommitdiff
path: root/modules/devices/riscv/processor.c
diff options
context:
space:
mode:
authorhwspeedy <ns@bigbear.dk>2024-03-05 14:42:01 +0100
committerhwspeedy <ns@bigbear.dk>2024-03-05 14:42:01 +0100
commitd1b6706269500085f4f4811e4aa298911b1ced8c (patch)
treef455942524a26a1b9c3e62df53ae05b84f1f90a2 /modules/devices/riscv/processor.c
parent038dd02c9ea0e054eefb3193369a5464bd25e3cb (diff)
FIX Risc-V cpu model was translated
Diffstat (limited to 'modules/devices/riscv/processor.c')
-rw-r--r--modules/devices/riscv/processor.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/modules/devices/riscv/processor.c b/modules/devices/riscv/processor.c
index d44ca542..cd8da4c7 100644
--- a/modules/devices/riscv/processor.c
+++ b/modules/devices/riscv/processor.c
@@ -104,7 +104,7 @@ processor_scan(void)
processor = (Processor *) pi->data;
/* strings can't be null or segfault later */
- STRIFNULL(processor->model_name, _("RISC-V Processor") );
+ STRIFNULL(processor->model_name, "RISC-V Processor" );
UNKIFNULL(processor->mmu);
UNKIFNULL(processor->isa);
UNKIFNULL(processor->uarch);