summaryrefslogtreecommitdiff
path: root/test/data/mips_loongson_cpuinfo
diff options
context:
space:
mode:
authorSimon Quigley <tsimonq2@ubuntu.com>2017-08-16 04:32:39 -0500
committerSimon Quigley <tsimonq2@ubuntu.com>2017-08-16 04:32:39 -0500
commit9a9db98089717990cd5e0eef529f6bb0819ebe46 (patch)
treea9afaabce984d5fe552fa8bf1a9405db9bdd2699 /test/data/mips_loongson_cpuinfo
parent69a2124e9a081518297951256eb5c8d72d93361f (diff)
New upstream version 0.5.1+git20170815
Diffstat (limited to 'test/data/mips_loongson_cpuinfo')
-rw-r--r--test/data/mips_loongson_cpuinfo13
1 files changed, 13 insertions, 0 deletions
diff --git a/test/data/mips_loongson_cpuinfo b/test/data/mips_loongson_cpuinfo
new file mode 100644
index 00000000..f2ee0e90
--- /dev/null
+++ b/test/data/mips_loongson_cpuinfo
@@ -0,0 +1,13 @@
+system type : gdium
+processor : 0
+cpu model : ICT Loongson-2 V0.3 FPU V0.1
+BogoMIPS : 598.60
+wait instruction : no
+microsecond timers : yes
+tlb_entries : 64
+extra interrupt vector : no
+hardware watchpoint : no
+ASEs implemented :
+shadow register sets : 1
+VCED exceptions : not available
+VCEI exceptions : not available