/*
* rpiz - https://github.com/bp0/rpiz
* Copyright (C) 2017 Burt P. <pburt0@gmail.com>
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* as published by the Free Software Foundation; either version 2
* of the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
*
*/
#include <stdlib.h>
#include <stdio.h>
#include <string.h>
#include "arm_data.h"
#ifndef C_
#define C_(Ctx, String) String
#endif
#ifndef NC_
#define NC_(Ctx, String) String
#endif
/* sources:
* https://unix.stackexchange.com/a/43563
* git:linux/arch/arm/kernel/setup.c
* git:linux/arch/arm64/kernel/cpuinfo.c
*/
static struct {
char *name, *meaning;
} tab_flag_meaning[] = {
/* arm/hw_cap */
{ "swp", NC_("arm-flag", /*/flag:swp*/ "SWP instruction (atomic read-modify-write)") },
{ "half", NC_("arm-flag", /*/flag:half*/ "Half-word loads and stores") },
{ "thumb", NC_("arm-flag", /*/flag:thumb*/ "Thumb (16-bit instruction set)") },
{ "26bit", NC_("arm-flag", /*/flag:26bit*/ "26-Bit Model (Processor status register folded into program counter)") },
{ "fastmult", NC_("arm-flag", /*/flag:fastmult*/ "32x32->64-bit multiplication") },
{ "fpa", NC_("arm-flag", /*/flag:fpa*/ "Floating point accelerator") },
{ "vfp", NC_("arm-flag", /*/flag:vfp*/ "VFP (early SIMD vector floating point instructions)") },
{ "edsp", NC_("arm-flag", /*/flag:edsp*/ "DSP extensions (the 'e' variant of the ARM9 CPUs, and all others above)") },
{ "java", NC_("arm-flag", /*/flag:java*/ "Jazelle (Java bytecode accelerator)") },
{ "iwmmxt", NC_("arm-flag", /*/flag:iwmmxt*/ "SIMD instructions similar to Intel MMX") },
{ "crunch", NC_("arm-flag", /*/flag:crunch*/ "MaverickCrunch coprocessor (if kernel support enabled)") },
{ "thumbee", NC_("arm-flag", /*/flag:thumbee*/ "ThumbEE") },
{ "neon", NC_("arm-flag", /*/flag:neon*/ "Advanced SIMD/NEON on AArch32") },
{ "evtstrm", NC_("arm-flag", /*/flag:evtstrm*/ "Kernel event stream using generic architected timer") },
{ "vfpv3", NC_("arm-flag", /*/flag:vfpv3*/ "VFP version 3") },
{ "vfpv3d16", NC_("arm-flag", /*/flag:vfpv3d16*/ "VFP version 3 with 16 D-registers") },
{ "vfpv4", NC_("arm-flag", /*/flag:vfpv4*/ "VFP version 4 with fast context switching") },
{ "vfpd32", NC_("arm-flag", /*/flag:vfpd32*/ "VFP with 32 D-registers") },
{ "tls", NC_("arm-flag", /*/flag:tls*/ "TLS register") },
{ "idiva", NC_("arm-flag", /*/flag:idiva*/ "SDIV and UDIV hardware division in ARM mode") },
{ "idivt", NC_("arm-flag", /*/flag:idivt*/ "SDIV and UDIV hardware division in Thumb mode") },
{ "lpae", NC_("arm-flag", /*/flag:lpae*/ "40-bit Large Physical Address Extension") },
/* arm/hw_cap2 */
{ "pmull", NC_("arm-flag", /*/flag:pmull*/ "64x64->128-bit F2m multiplication (arch>8)") },
{ "aes", NC_("arm-flag", /*/flag:aes*/ "Crypto:AES (arch>8)") },
{ "sha1", NC_("arm-flag", /*/flag:sha1*/ "Crypto:SHA1 (arch>8)") },
{ "sha2", NC_("arm-flag", /*/flag:sha2*/ "Crypto:SHA2 (arch>8)") },
{ "crc32", NC_("arm-flag", /*/flag:crc32*/ "CRC32 checksum instructions (arch>8)") },
/* arm64/hw_cap */
{ "fp", NULL },
{ "asimd", NC_("arm-flag", /*/flag:asimd*/ "Advanced SIMD/NEON on AArch64 (arch>8)") },
{ "atomics", NULL },
{ "fphp", NULL },
{ "asimdhp", NULL },
{ "cpuid", NULL },
{ "asimdrdm", NULL },
{ "jscvt", NULL },
{ "fcma", NULL },
{ "lrcpc", NULL },
{ NULL, NULL }
};
static struct {
int code; char *name;
} tab_arm_implementer[] = {
{ 0x41, "ARM" },
{ 0x44, "Intel (formerly DEC) StrongARM" },
{ 0x4e, "nVidia" },
{ 0x54, "Texas Instruments" },
{ 0x56, "Marvell" },
{ 0x69, "Intel XScale" },
{ 0, NULL},
};
static struct {
/* source: t = tested, d = official docs, f = web */
int code; char *part_desc;
} tab_arm_arm_part[] = { /* only valid for implementer 0x41 ARM */
/*d */ { 0x920, "ARM920" },
/*d */ { 0x926, "ARM926" },
/*d */ { 0x946, "ARM946" },
/*d */ { 0x966, "ARM966" },
/*d */ { 0xb02, "ARM11 MPCore" },
/*d */ { 0xb36, "ARM1136" },
/*d */ { 0xb56, "ARM1156" },
/*dt*/ { 0xb76, "ARM1176" },
/*dt*/ { 0xc05, "Cortex-A5" },
/*d */ { 0xc07, "Cortex-A7 MPCore" },
/*dt*/ { 0xc08, "Cortex-A8" },
/*dt*/ { 0xc09, "Cortex-A9" },
/*d */ { 0xc0e, "Cortex-A17 MPCore" },
/*d */ { 0xc0f, "Cortex-A15" },
/*d */ { 0xd01, "Cortex-A32" },
/*dt*/ { 0xd03, "Cortex-A53" },
/*d */ { 0xd04, "Cortex-A35" },
/*d */ { 0xd05, "Cortex-A55" },
/*d */ { 0xd07, "Cortex-A57 MPCore" },
/*d */ { 0xd08, "Cortex-A72" },
/*d */ { 0xd09, "Cortex-A73" },
/*d */ { 0xd0a, "Cortex-A75" },
{ 0, NULL},
};
static struct {
char *code; char *name; char *more;
} tab_arm_arch[] = {
{ "7", "AArch32", "AArch32 (ARMv7)" },
{ "8", "AArch64", "AArch64 (ARMv8)" },
{ "AArch32", "AArch32", "AArch32 (ARMv7)" },
{ "AArch64", "AArch64", "AArch64 (ARMv8)" },
{ NULL, NULL, NULL },
};
static char all_flags[1024] = "";
#define APPEND_FLAG(f) strcat(all_flags, f); strcat(all_flags, " ");
const char *arm_flag_list() {
int i = 0, built = 0;
built = strlen(all_flags);
if (!built) {
while(tab_flag_meaning[i].name != NULL) {
APPEND_FLAG(tab_flag_meaning[i].name);
i++;
}
}
return all_flags;
}
const char *arm_flag_meaning(const char *flag) {
int i = 0;
if (flag)
while(tab_flag_meaning[i].name != NULL) {
if (strcmp(tab_flag_meaning[i].name, flag) == 0) {
if (tab_flag_meaning[i].meaning != NULL)
return C_("arm-flag", tab_flag_meaning[i].meaning);
else return NULL;
}
i++;
}
return NULL;
}
static int code_match(int c0, const char* code1) {
int c1;
if (code1 == NULL) return 0;
c1 = strtol(code1, NULL, 0);
return (c0 == c1) ? 1 : 0;
}
const char *arm_implementer(const char *code) {
int i = 0;
if (code)
while(tab_arm_implementer[i].code) {
if (code_match(tab_arm_implementer[i].code, code))
return tab_arm_implementer[i].name;
i++;
}
return NULL;
}
const char *arm_part(const char *imp_code, const char *part_code) {
int i = 0;
if (imp_code && part_code) {
if (code_match(0x41, imp_code)) {
/* 0x41=ARM parts */
while(tab_arm_arm_part[i].code) {
if (code_match(tab_arm_arm_part[i].code, part_code))
return tab_arm_arm_part[i].part_desc;
i++;
}
}
}
return NULL;
}
const char *arm_arch(const char *cpuinfo_arch_str) {
int i = 0;
if (cpuinfo_arch_str)
while(tab_arm_arch[i].code) {
if (strcmp(tab_arm_arch[i].code, cpuinfo_arch_str) == 0)
return tab_arm_arch[i].name;
i++;
}
return cpuinfo_arch_str;
}
const char *arm_arch_more(const char *cpuinfo_arch_str) {
int i = 0;
if (cpuinfo_arch_str)
while(tab_arm_arch[i].code) {
if (strcmp(tab_arm_arch[i].code, cpuinfo_arch_str) == 0)
return tab_arm_arch[i].more;
i++;
}
return cpuinfo_arch_str;
}
char *arm_decoded_name(const char *imp, const char *part, const char *var, const char *rev, const char *arch, const char *model_name) {
char *dnbuff;
char *imp_name = NULL, *part_desc = NULL, *arch_name = NULL;
int r = 0, p = 0;
dnbuff = malloc(256);
if (dnbuff) {
memset(dnbuff, 0, 256);
if (imp && arch && part && rev) {
/* http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dui0395b/CIHCAGHH.html
* variant and revision can be rendered r{variant}p{revision} */
r = strtol(var, NULL, 0);
p = strtol(rev, NULL, 0);
imp_name = (char*) arm_implementer(imp);
part_desc = (char*) arm_part(imp, part);
arch_name = (char*) arm_arch(arch);
if (imp_name || part_desc) {
if (arch_name != arch)
sprintf(dnbuff, "%s %s r%dp%d (%s)",
(imp_name) ? imp_name : imp,
(part_desc) ? part_desc : part,
r, p, arch_name);
else
sprintf(dnbuff, "%s %s r%dp%d (arch:%s)",
(imp_name) ? imp_name : imp,
(part_desc) ? part_desc : part,
r, p, arch);
} else {
/* fallback for now */
sprintf(dnbuff, "%s [imp:%s part:%s r%dp%d arch:%s]",
model_name,
(imp_name) ? imp_name : imp,
(part_desc) ? part_desc : part,
r, p, arch);
}
} else {
/* prolly not ARM arch at all */
if (model_name)
sprintf(dnbuff, "%s", model_name);
else {
free(dnbuff);
return NULL;
}
}
}
return dnbuff;
}