| Age | Commit message (Expand) | Author |
|---|---|---|
| 2024-03-05 | FIX Risc-V cpu model was translated | hwspeedy |
| 2024-02-24 | FIX RISC-V processor information | hwspeedy |
| 2024-02-08 | LICENSE Changed to GPL2+ for project and source code According to approval fr... | bigbear |
| 2021-11-07 | Update copyright information | L Pereira |
| 2017-08-11 | Make MHz translatable in CPU list | Burt P |
| 2017-08-11 | Separate processor name and description + count cores and threads | Burt P |
| 2017-07-25 | device tree: fix crash when device tree is not found | Burt P |
| 2017-07-12 | minor changes | Burt P |
| 2017-07-12 | riscv: improvements | Burt P |
| 2017-07-12 | riscv: show extension sets | Burt P |
| 2017-07-12 | riscv: initial support | Burt P |
 |
index : hardinfo2.git | |
| Unnamed repository; edit this file 'description' to name the repository. | www-data |
| aboutsummaryrefslogtreecommitdiff |